JPS6350903B2 - - Google Patents

Info

Publication number
JPS6350903B2
JPS6350903B2 JP56200913A JP20091381A JPS6350903B2 JP S6350903 B2 JPS6350903 B2 JP S6350903B2 JP 56200913 A JP56200913 A JP 56200913A JP 20091381 A JP20091381 A JP 20091381A JP S6350903 B2 JPS6350903 B2 JP S6350903B2
Authority
JP
Japan
Prior art keywords
line
processing
program
memory
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56200913A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58103253A (ja
Inventor
Toshihiko Hiraide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56200913A priority Critical patent/JPS58103253A/ja
Publication of JPS58103253A publication Critical patent/JPS58103253A/ja
Publication of JPS6350903B2 publication Critical patent/JPS6350903B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP56200913A 1981-12-15 1981-12-15 通信制御装置 Granted JPS58103253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56200913A JPS58103253A (ja) 1981-12-15 1981-12-15 通信制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56200913A JPS58103253A (ja) 1981-12-15 1981-12-15 通信制御装置

Publications (2)

Publication Number Publication Date
JPS58103253A JPS58103253A (ja) 1983-06-20
JPS6350903B2 true JPS6350903B2 (en]) 1988-10-12

Family

ID=16432351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56200913A Granted JPS58103253A (ja) 1981-12-15 1981-12-15 通信制御装置

Country Status (1)

Country Link
JP (1) JPS58103253A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0342806U (en]) * 1989-08-31 1991-04-23

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61296842A (ja) * 1985-06-25 1986-12-27 Fujitsu Ltd 回線制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0342806U (en]) * 1989-08-31 1991-04-23

Also Published As

Publication number Publication date
JPS58103253A (ja) 1983-06-20

Similar Documents

Publication Publication Date Title
US4504906A (en) Multiprocessor system
US4797815A (en) Interleaved synchronous bus access protocol for a shared memory multi-processor system
JPH0550022B2 (en])
KR920008448B1 (ko) 데이터 프로세서
JPH04312160A (ja) マルチプロセッサシステムおよびそのメッセージ送受信制御装置
US5287486A (en) DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts
JPS6350903B2 (en])
JPH01305460A (ja) プロセッサ間通信方式
JPS634219B2 (en])
JPH07104845B2 (ja) 並列処理装置
JPS633351B2 (en])
KR0161003B1 (ko) 복수로보트의 동시제어방법
JPS6342547A (ja) 回線制御装置
JP2537815B2 (ja) デ−タ転送装置
JPH0448306B2 (en])
JPH05120206A (ja) Ｄｍａコントローラ
JPS5922145A (ja) 割込制御方式
JP2591211B2 (ja) 高速割込み処理装置
JP2586157B2 (ja) システム制御装置
JPS6143369A (ja) マルチプロセツサシステム
JPH0218622A (ja) 数値演算プロセッサ
JPS63314668A (ja) メモリマツプドデ−タ転送システム
JPH04313137A (ja) 並列処理方法
JPS6160161A (ja) マルチプロセツサシステム
JPS6214866B2 (en])